8/20/2019 pontos-flutuantes em System Verilog

1/2

module PontosFlutuantes( 

input logic [31:0] A,B,input logic clk,

  output logic exception,  output logic [31:0] SumFloat);

reg [23:0] mantA, mantB;reg [7:0] expA, expB, d;reg sinalA, sinalB;

reg [24:0] sum_mant;

logic exp_sum;

integer i;

logic bit_guarda, bit_arredond, stick_bit;

always_comb beginmantA

8/20/2019 pontos-flutuantes em System Verilog

2/2

//stick_bit