-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
1/14
Hxphriohctb =Oquica mh hstambs ho VGMD lbo usb mh ldblk.
Mislipdica0 HC5< Dnila Zrbnraovhd.
Mislhcths0Fhrcacmb Ghcriquh Nbohs PulathddiFhrcacmb \bdhr
]uroa0 A/Miurcb
Zrbf Mr. Ubmrinb Uhica Oubz.
\actb Acmr, 17 mh Cbvhoerb 5:1=
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
2/14
\uorib
1. BE@H]IVB\
.......................................................................................................................
5
5.
ZAU]H HWZHUIOHC]AD
................................................................................................
5
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
3/14
5
1. BE@H]IVB\
B be`htivb mhsth hxphriohctb prbnraoar muas oquicas mh hstambs
ho
VGMD atravs mb lboacmb ZUBLH\\ h sioud-das utidizacmb b
ldblkicthrcb mh 8:
OGz ma pdala MH5-118 ma Adthra.
5. ZAU]H HWZHUIOHC]AD
5.1. Zrbnraoa ma oquica mh hstambs 1
A Finura 1 obstra a priohira oquica mh hstambs, lbopbsta pbr 8
hstambs, b
hstamb imdh uo hstamb mh hsphra cb quad anuarmh-sh a blbrrclia
mb hvhctb start
para quh a oquica icilih b shu lildb mh bphrab hctrh bs hstambs
bch h fbur
rhadizambs as tracsihs ho uo mhthroicamb icthrvadb mh thopb t
eashamb cb ldblk
icthrcb ma oquica mh 8: OGz. Zara phroitir eba visuadizab h cb
shr mhobramb
bptbu-sh pbr uo icthrvadb t ? 1s. Quacmb b lildb aticnh b dtiob
vadbr mhlimiu-sh
sboar uo ca varivhd sama lu`b vadbr fbi shcmb hxieimb cbs DHMs
vhrohdgbs ma
pdala hxphriohctad.
Finura 1 Oquica mh hstambs 1.
5.5. Zrbnraoa ma oquica mh hstambs 5
A Finura 5 aprhshcta uoa oquica mh hstamb lbo uo hstamb
iciliad
mhcboicamb startlu`b hvhctb mh misparb para bs mhoais hstamb
mhcboicamb trin(trinnhr, misparb ho icnds). Zbro a shdhb mb hstamb
iohmiataohcth aps mb start
aicma mhphcmhcmb mb vadbr ma varivhd mhday, mhficicmb quactbs
lildbs mh thopb t
b sisthoa mhvh anuarmar acths mh iciliar b hcvib mh pudsbs, quh
fbrao lbcfinurambs
para shrho vistbs cbs DHMs vhrmhs ma pdala hxphriohctad.
Mhssa fbroa a shdhb mb priohirb hstamb lbcto uoa shnucma
hstrutura
LA\H lu`a mhlisb eashama cb vadbr mh mhday. Xoa vhzshdhlibcamb b
hstamb mh
hsphra (waitmh 1a
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
4/14
\ioudab ma oquica mh hstambs 5. Mhday :1.
Finura 7 \ioudab ma oquica mh hstambs 5. Mhday 1:.
Finura 9 \ioudab ma oquica mh hstambs 5. Mhday 11.
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
7/14
6
A Finura 1: hxieh uo phmab mb vmhb mb rhsudtamb mb prbnraoa
apdilamb ca
pdala rhad, cas ioanhcs bs DHMs vhrohdgbs rhprhshctao a varivhd
qh bs vhrmhs a
varivhd sama, sadihctaobs aphcas quh a brmho mbs eits cbs DHMs a
bpbsta ma
vista cas ioanhcs ma sioudab.
Finura 1: Bphrab cbs trs obohctbs ma sama dinama.
=. LBCLDX\B
Lbctambrhs utidizao b lboacmb ZUBLH\\ phroith apdilar
bphrahs
thopbrizamas eashamas cb ldblkicthrcb ma pdala hxphriohctad ma
AD]HUA.
Cb icthrhssacth sioudar nracmhs lbctambrhs cb sioudambr, oas a
eash mh
fuclibcaohctb phrfhitaohcth sioudvhd.
8. UHFHUCLIA\ EIEDIBNUFILA\
MH5 118 Adthra, Oacuad mb Xsurib. Mispbcvhd ho0
4ftp0//ftp.adthra.lbo/up/pue/AdthraROathriad/1
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
8/14
>
6. ACHWB\
Dicks para vmhbsOquica mh hstambs 1.
gttps0//md.mrbpebxushrlbcthct.lbo/u/755
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
9/14
7
EHNIC
ael0 ZUBLH\\ (ldkbutR
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
10/14
9
-- Mivisbrhs mh frhquclia
-- 1 0 1::: , 8:OGz -3 8:KGz
lbctambrR10 ZUBLH\\ (ldblkRoaquica)VAUIAEDH lbucthrR1 0 IC]HNHU
UACNH 1 ]B 1:::;
EHNIC
IF (ldblkRoaquica'HVHC] acm ldblkRoaquica ? '1') ]GHC
IF (lbucthrR1 ? 1:::) ]GHC
lbucthrR1 0? 1;
ldkbutR1 4? '1';
HD\H
lbucthrR10? lbucthrR1 + 1;
ldkbutR1 4? ':';
HCM IF;
HCM IF;
HCM ZUBLH\\ lbctambrR1;
-- 1 0 1::: , 8:KGz -3 8:Gz
lbctambrR50 ZUBLH\\ (ldkbutR1)
VAUIAEDH lbucthrR5 0 IC]HNHU UACNH 1 ]B 1:::;
EHNIC
IF (ldkbutR1'HVHC] acm ldkbutR1 ? '1') ]GHC
IF (lbucthrR5 ? 1:::) ]GHC
lbucthrR5 0? 1;
ldkbutR5 4? '1';
HD\H
lbucthrR50? lbucthrR5 + 1;ldkbutR5 4? ':';
HCM IF;
HCM IF;
HCM ZUBLH\\ lbctambrR5;
-- 8:Gz -3 5Gz ? :,8s
lbctambrR
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
11/14
1:
IF (ldkbutR5'HVHC] acm ldkbutR5 ? '1') ]GHC
IF (lbucthrR< ? 58) ]GHC
lbucthrR< 0? 1;
ldkbutR< 4? '1';HD\H
lbucthrR
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
12/14
11
IF (ldkbutR
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
13/14
15
saima 4? ":1:";
hstamb 4? pudsbR
-
7/26/2019 Relatrio_Exp4_Mquina de Estados Em VHDL Com Uso de
Clock._lgica Programvel_Quad5.2
14/14
1
