ELETRÔNICA DIGITAL

Parte 8.2ENCAPSULAMENTO/INVÓLUCRO DE CIs

Prof. Michael

ENCAPSULAMENTO/INVÓLUCRO DE CIs

1

Professor Dr. Michael Klug

Classificação

• De acordo com a forma com que eles são montados

nas placas de circuito impresso:

– PTH (pin through-hole) – pinos que passam através de

furos

• DIP: dual-in-line package

2

Prof. Michael

– SMT/SMD (surface mount tecnology/device) – tecnologia

de montagem em superfície

• Alternativa de economia de espaço;

• SOIC (small-outline integrated circuit), PLCC (plastic lead chip

carrier), LCCC (leadless ceramic chip carrier), SSOP (shrink small-

outline package), TSSOP (thin shrink small-outline package) e

TVSOP (thin very small-outline package)

PDIP (plastic dual-in-line package)

3

Prof. Michael

SOIC (small-outline integrated circuit)

4

Prof. Michael

PLCC (plastic lead chip carrier)

5

Prof. Michael

LCCC (leadless ceramic chip carrier)

6

Prof. Michael

SSOP (shrink small-outline package)

7

Prof. Michael

TSSOP (thin shrink small-outline package)

8

Prof. Michael

TVSOP (thin very small-outline package)

9

Prof. Michael

FBGA (Fine Pitch Ball Grid Array)

10

Prof. Michael

PPGA (Plastic Pin Grid Array)

11

Prof. Michael

TO-92

12

Prof. Michael

TO-220

13

Prof. Michael

TO-3

14

Prof. Michael